Rate-Optimality of Cyclo-Static Schedules

نویسندگان

  • Liang-Fang Chao
  • Edwin Hsing-Mean Sha
چکیده

1 Deenitions and Preliminaries A data-ow graph (DFG) is represented by a directed weighted graph G = (V , E, d, t) where V is the set of computation nodes, E is the edge set which deenes the directed edges (or precedence relation) from nodes in V to nodes in V , and d(e) is the delay count for edge e 2 E. Each node v in V is associated with a positive integer t(v) which may represent the computation time for the node v. The graph in Figure ?? is an example of DFG, where the number attaches to a node is its computation time. The delay count, say i, on an edge (u; v) represents the sequenced relation between computation nodes u and v. For a meaningful data-ow graph, the total delay count of any loop is nonzero. The execution of all computation nodes once in V is called one iteration. An edge e from u to v with delay count d(e) means that the computation of node v at iteration j depends on the computation of node u at iteration j ? d(e). Time and processor schedules of the DFG in a parallel system are formally modeled as follows. A time schedule is represented by a function S : V N ?! R. The starting time of node v in the i-th iteration is S(v; i). A time schedule is legal if for every edge u e ?!v and iteration i, we have S(u; i) + t(u) S(v; i + d(e)). A time schedule is said to have an unfolding factor f and a cycle period c if S(v; i+f) = S(v; i)+c for every v in V and iteration i. Thus, such a time schedule can be represented by the partial schedule of the rst f iterations. A new instance of this partial schedule of f iterations can be initiated for every interval of length c to form a legal complete schedule.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Static Scheduling for Cyclo Static Data Flow Graphs

There are few processes which display cyclically changing but predefined behavior. These processes can be represented using cyclo static data flow graphs (CSDFG). This capability results in a higher degree of parallelism. In this paper we present the iteration bound for a CSDFG which is used to find the integral static schedule and determine whether a csdf is live or not based on some calculati...

متن کامل

Sequential versus static screening: An equivalence result

We show that every sequential screening model is equivalent to a standard text book static screening model. We use this result and apply well-established techniques from static screening to obtain solutions for classes of sequential screening models for which standard sequential screening techniques are not applicable. Moreover, we identify the counterparts of well– understood features of the s...

متن کامل

Time-constrained loop scheduling with minimal resources

Many applications commonly found in digital signal processing and image processing applications can be represented by data-flow graphs (DFGs). In our previous work, we proposed a new technique, extended retiming, which can be combined with minimal unfolding to transform a DFG into one which is rate-optimal. The result, however, is a DFG with split nodes, a concise representation for pipelined s...

متن کامل

Energy and Feasibility Optimal Global Scheduling Framework on big.LITTLE platforms

Motivated by ARM’s big.LITTLE, the cutting-edge heterogeneous multi-core architecture that supports migration between cores with different performance and energy efficiency, this paper targets global heterogeneous multi-core scheduling, and achieves the optimality in terms of energy consumption and feasibility. To this end, we address the problem of determining not only the system static config...

متن کامل

Classification and generation of schedules for VLIW processors

We identify and analyze different classes of schedules for VLIW processors. The classes are induced by various common techniques for generating or enumerating them, such as integer linear programming or list scheduling with backtracking. In particular, we study the relationship between VLIW schedules and their equivalent linearized forms (which may be used, e.g., with superscalar processors), a...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007